Lect 8: Parallelization

Sham Kakade and Nikhil Anand CS 2281: How to Train Your Foundation Model Fall 2024

- Recap++:
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
- Tensor Parallelism



Recap++

- Recap++:
 hardware
 - communication primitives
 - Distributed Data Parallelism (DDP)
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
- Tensor Parallelism



Scales of Some Foundation Models note: 1b, 8b, 70B, 405B, "big"

- A100/H100: let's say 80gb memory on each chip.
- LLMs (??):
 - GPT4.0: 1.6T (8x200B MoE model), \approx 10T tokens, (flop equiv) 30K for several months • GPT4o: 16(or 32)x30B MoE model, \approx 30T text tokens,

 - Gemini: 2T param model (also MoE?), \approx 10T tokens (trained on TPUs)
 - Llama 3.1: 8B, 70B, 405B (dense), ≈10T tokens
- Code: Copilot $\approx 10-20B$ (?),
- Images/Video: MidJourney/Sora $\approx 10-20B$ (?), 10K gpu for 1 month (?)
- Bio: AlphaFold





Inside Node (NVLINK): Each GPU talks to other three GPUs at 75 GB/s (single direction). This sums up to 900 GB/s all GPU-GPU bidirectional speed. 75 GB/s * 6 * 2 = 900 GB/s Outside Node (InfiniBand Network NDR): Each GPU communicates to other GPUs in another node at 400 Gbps (50 GB/s).

Modern nodes: usually 8 gpus per node. Inter node communication (SLOW): infiniband, 50GB/sec Nodes connected in a "tree" structure.

[Figure credit: Yasin Mazloumi]



HARVARD UNIVERSITY

Kempner

HPC Cluster



Nodes sit in racks. Inter node communication (SLOW): infiniband, 50GB/sec Nodes connected in a "tree" structure.

[Figure credit: Yasin Mazloumi]

In Production (144 x A100 40 GB, 384 x H100 80 GB)





Kempner Racks



These are very very nice, because all the "Processing Elements" (basically GPUS) are connected point-to-point (with very fast communication).

TPUS

Today: Single GPU -> Distributed Training



 $M_{\rm train} = P_{\rm transformer} + M_{\rm optimizer} + M_{\rm activations}$

HPC Cluster



In Production (144 x A100 40 GB, 384 x H100 80 GB)

- Recap++:
 - hardware



- communication primitives
 - Distributed Data Parallelism (DDP)
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
- Tensor Parallelism



AllReduce



There are many possible implementations! E.g., compute in a ring

Reduce



AllGather



ReduceScatter

GPU0	GPU1	GPU2	GPU3
A0	BO	C0	DO
A1	B1	C1	D1
A2	B2	C2	D2
A3	B 3	C3	D3



- Recap++:
 - hardware
 - communication primitives
- Distributed Data Parallelism (DDP)
- Pipeline Parallelism
- FSDP
- Tensor Parallelism





Multi GPU Training: DDP

When is DDP useful?

- When a model fits on a single GPU, and we want to increase data throughput i.e. train faster
- possible (e.g., smaller scale experiments)
- Models that are large enough that cannot be fit on a single GPU are trained with other distributed frameworks (FSDP, etc.)

When it makes sense to keep inter-GPU communication as simple as

- Recap++:
 Pipeline Parallelism
 - FSDP
 - Theoretical Considerations
 - Tensor Parallelism



Before this, let's consider linear nets as our model (i.e. matrix multiplies)



Our Computational Model

- (batch) Linear Network: $Y = W^{L-1} \dots W^0 X$
 - $W^{\ell} \in \mathbb{R}^{d \times d}, X \in \mathbb{R}^{d \times m}$.

layers have input/output dimension d, batch size is m

- Written with activations: $A^0 = X$ $A^{\ell+1} = W^{\ell} A^{\ell}$
- Scalings: depth/number of layers: L, width/hidden dim: d, batch size: m
- Compute/Memory for reverse Mode AD
 - Parameters: Ld^2
 - Flops for forward pass: Ld^2m
 - Activation memory: *Ldm*
- Important: note that param memory \gg activation memory, when $d \gg m$ ullet
- Other considerations: lacksquare
 - Total flops: # gpus * time gpus run for * flops/gpu
 - Serial runtime: we want our job to finish soon (in a few months?)

Now lets look at LLama 3.1

Layers Model Dimension FFN Dimension Attention Heads Key/Value Heads Peak Learning Rate Activation Function Vocabulary Size Positional Embeddings

- Concepts: what fits on a gpu? on a node? between nodes?
- Params/transformer block: $10d^2$
 - •Bytes/block: $2 \cdot 10d^2$
- Activation Memory for batch size 1:
 - $2 \cdot \text{seq_length} \cdot d \cdot \text{num_layers}$ bytes

8B	70B	405B					
32	80	126					
4,096	8192	$16,\!384$					
$14,\!336$	$28,\!672$	$53,\!248$					
32	64	128					
8	8	8					
$3 imes 10^{-4}$	$1.5 imes 10^{-4}$	$8 imes 10^{-5}$					
\mathbf{SwiGLU}							
128,000							
RoPE ($\theta = 500,000$)							

Table 3 Overview of the key hyperparameters of Llama 3. We display settings for 8B, 70B, and 405B language models.

GPUs	TP	СР	PP	DP	Seq. Len.	Batch size/DP	Tokens/Batch	TFLOPs/GPU	BF16 MFU
$8,\!192$	8	1	16	64	$8,\!192$	32	16M	430	43%
$16,\!384$	8	1	16	128	$8,\!192$	16	16M	400	41%
$16,\!384$	8	16	16	4	$131,\!072$	16	16M	380	38%

 Table 4 Scaling configurations and MFU for each stage of Llama 3 405B pre-training. See text and Figure 5 for descriptions of each type of parallelism.



Figure 5 Illustration of 4D parallelism. GPUs are divided into parallelism groups in the order of [TP, CP, PP, DP], where DP stands for FSDP. In this example, 16 GPUs are configured with a group size of |TP|=2, |CP|=2, |PP|=2, and |DP|=2. A GPU's position in 4D parallelism is represented as a vector, $[D_1, D_2, D_3, D_4]$, where D_i is the index on the *i*-th parallelism dimension. In this example, GPU0[TP0, CP0, PP0, DP0] and GPU1[TP1, CP0, PP0, DP0] are in the same TP group, GPU0 and GPU2 are in the same CP group, GPU0 and GPU4 are in the same PP group, and GPU0 and GPU8 are in the same DP group.

Pipeline Parallelism

Naive Model Parallelization



- Assume: each device can hold a model partition, which is of size $Ld^2/4$
- What is the problem?





- Shard model into p partitions and place these on p devices, i.e. p = 4 example, where device 0 contains $W^{0:L/4}$, device 1 contains $W^{L/4+1:L/2}$, ...
- Split mini-batch T, of size m, into k "micro-batches", $\{T_0, \ldots, T_{k-1}\}$, each of size m/k
- The pipeline approach tries to avoid the idle time, by sending the next micro-batch when it can.
- lacksquare

The pipeline approach:

F _{3,2}	F _{3,3}	B 3,3	B 3,2	B 3,1	B 3,0			
F _{2,3}			B _{2,3}	B 2,2	B 2,1	B 2,0		
$\left(\right)$				B 1,3	B 1,2	B 1,1	B 1,0	
	Bı	ubble			B 0,3	B 0,2	B 0,1	B 0,0

Time \rightarrow

Assume devices can hold: a model shard of size $Ld^2/4$ and the activation checkpoints, of total size Ldm/4

- Notation: $F_{i,i}$ denotes the forward pass computed by device i on micro-batch T_i (analogous def for $B_{i,j}$) recall that device *i* contains a model shard, containing some of the layers.
- **Forward**:

 - All activations are checkpointed on their corresponding device.
- After all the forward passes are done, we can begin the backward pass. One approach is to start with $B_{3,3}$
- **Backward**:

 - Each gradient can be all-reduced.

F _{3,2}	F _{3,3}	B 3,3	B 3,2	B 3,1	B 3,0			
F _{2,3}			B 2,3	B 2,2	B 2,1	B 2,0		
				B 1,3	B 1,2	B 1,1	B 1,0	
	B	ubble			Во,з	B 0,2	B 0,1	B 0,0

Time \rightarrow

• Device *i* computes the forward pass on data T_i , after receiving the input activations from device i - 1.

- Device i computes the backward pass on data T_i , after receiving the activation grads from device i + 1

Idle Time & MFU

What fraction of time is IDLE? p + k

So if $k \approx 3p$, then ...

B 3,3	B 3,2	B 3,1	B 3,0				Update
	B 2,3	B 2,2	B 2,1	B 2,0			Update
		B 1,3	B 1,2	B 1,1	B 1,0		Update
ıbble			B 0,3	B 0,2	B 0,1	B 0,0	Update

Time \rightarrow

Scaling Considerations: how does it scale?

- Suppose we want a big model. How can grow the model?
 - memory.
 - With p devices, we can get a model with L = pV and width d.
- We need to ensure communication and compute overlap between the nodes/devices
- Take aways: (assume Chinchilla where tokens $\approx 20 \cdot \text{model size}$)
- communication bottleneck due to the model params on the backward pass.

• Suppose V layers can fit on a device and their activations, so we have $Vd^2 + Vdm$ free

• Activations get passed between devices: need to communicate dm (per step in the pipe) • Need to all-reduce model params: need to communicate Vd^2 (per backard step in the pipe)

• Depth scaling: serial processing time of pipeline grows linearly with model size, fixing *m*. • This means that serial run time grows quadratically (serial runtime is O(tokens*time_per_iter)) • We pay a serial factor of 3 (the amortization factor) over to pure DDP (i.e. using batch size one).

• Even if we make the per-device-batchsize-m smaller (+DDP over the pipelines), we still have a

- Recap++:
- Pipeline Parallelism

- Theoretical Considerations
- Tensor Parallelism

Fully Sharded Data Parallel (FSDP)

- Motivation: we want to do data distributed training without a pipeline
- as a kind of successor to DDP.)
- different

Fully sharded = shard model, optimizer, and data across GPUs (can be seen

• Inspired by "ZeRO" algorithm (particularly ZeRO-3), but some specifics are

DP

GPU0 Model, optim copy

GPU1 Model, optim copy

How is the model stored? Terminology: shards and units

- Let's forget about optimizer states for a second, how is the model even stored?
- An FSDP unit is an abstraction that determines how the model will be split. We have flexibility in how to define it!
- For example, an FSDP unit could be a single layer (or a series of layers). Practically, it is a `torch.nn.Module` or collection of layers
- Units are broken down further into **shards**, which is how the units will be stored across the GPUs, i.e. each FSDP unit is sharded across GPUs.

How is the model stored? Terminology: shards and units

- **Note:** "unit" is some piece of the model that we want to load. (e.g. loading unit 0 onto gpu 3, means layers 0/1 are on gpu 3)
- A fundamental operation will be to load a unit onto multiple GPUs
 - Conceptually, we will only load units so we can ignore the shards.

How does the computation work?

- Let's look at an example:

• FSDP tries to simulate DDP, but since each GPU only has access to a shard of the units, we have to **all-gather** a unit that we need for current part of the forward/backward pass

← = All-Gather

All-Gather later 2 while doing forward for Layer 1 (communication/compute overlap)

Clear layer 1 when done

And then do backwards pass!

FSDP Implementation

AG = all-gather, AC = activation checkpoint, RS = reduce-scatter

Cartoon is idealized setup. How much can we actually overlap?

Let's assume FSDP units are layers and we're looking at the forward pass for now

In theory, we are bottlenecked only when it takes longer to AG the next layer than computing the forward pass on the layer before it. When does this happen?

- Recap++:
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
 - Tensor Parallelism

In theory, we are bottlenecked only when it takes longer to all-gather the next layer than computing the forward pass on the layer before it

$$T^{\ell+1} \ge T^{\ell} \text{forward}$$

All-gather Time

$T_{\text{all-gather}} = \alpha \log p + \frac{1}{\beta} p N_{\text{message}}$

 α is startup latency to send a message, β is bandwidth, *p* is number GPUs/nodes (11 in picture), Nmessage is the size of the message/tensor to send (stored on nodes) (in our setting, there are two different β 's (for intra/inter, i.e. gpu/nodes)

Note: Nvidia uses "fat tree"

In theory, we are bottlenecked only when it takes longer to AG the next layer than computing the forward pass on the layer before it

$$T_{\text{all-gather}}^{\ell+1} \geq T_{\text{forward}}^{\ell}$$
$$T_{\text{all-gather}}^{\ell+1} = \alpha \log p + \frac{1}{\beta} p N_{\text{m}}$$

 α is startup latency to send a message, β is bandwidth, p is number GPUs/ nodes, $N_{\rm message}$ is the size of the message/tensor to send

Comm bound when

$$T^{\ell+1}_{\text{all-gather}} \ge T^{\ell}_{\text{forw}}$$

 $T_{\text{all-gather}}^{\ell+1} = \alpha \log p + \frac{1}{\beta} pN_{\text{message}}$

$$T_{\text{all-gather}}^{\ell+1} = \alpha \log p + \frac{1}{\beta}n$$

 α is startup latency to send a message, β is bandwidth, p is number GPUs, Nmessage is the size of the message/tensor to send, and *n* is num params per layer

vard

We set things up so that: $pN_{\text{message}} = n$

Comm bound when

$$T^{\ell+1}_{\text{all-gather}} \ge T^{\ell}_{\text{form}}$$

 $T_{\text{all-gather}}^{\ell+1} = \alpha \log p + \frac{1}{\beta}$

 α is startup latency to send a message, β is bandwidth, p is number GPUs, n is num params per layer

vard

$$T_{\text{forward}}^{\ell} = \frac{BSn}{C}$$

Batch size B, seq length S, FLOPs/GPU C

Batch size B, seq length S, FLOPs/GPU C

 α is startup latency to send a message, β is bandwidth, p is number GPUs, n is num params per layer

Effectively balancing compute per parameter with how quickly those parameters can be communicated!

Note: if the model needs to fit across nodes, β is internode bandwidth which is >> bandwidth within a node

 $\alpha \log p \le \left(\frac{BS}{C} - \frac{1}{\beta}\right)n$

Numbers for inter and intranode $\alpha \log p \le \left(\frac{BS}{C} - \frac{1}{B}\right)n$

Inter (between nodes)

- $\alpha = 10^{-6} \, \mathrm{s}$
- $\beta = 50 \text{ GB/s}$
- C = 1500 TFLOP/s
- $S = 8 \times 10^{3}$
- $\frac{1}{2} = 2 \times 10^{-11}$ s/byte

Intra (within a node)

 $B \approx 10$

- $\alpha = 10^{-6} \, \mathrm{s}$ $\beta = 1 \text{ TB/s}$ C = 1500 TFLOP/s $S = 8 \times 10^{3}$
- $\frac{1}{2} = 1 \times 10^{-12}$ s/byte

Scaling FSDP: where does it break? Batch size B, seq length S, $\alpha \log p \le \left(\frac{BS}{C} - \frac{1}{\beta}\right)n$ FLOPs/GPU C lpha is startup latency to send a message, eta is bandwidth, p is number GPUs, n is num

Also: if the right hand side is "non-trivially" positive, then we can make p very large! (so where does FSDP break?)

For internode: batch size O(10) is needed but note that we have to have enough memory to keep the activations around (which also grows with batch size)!

params per layer

What about TPUs?

$\alpha \log p \le \left(\frac{BS}{C} - \frac{1}{\beta}\right)n$

The following table shows the key chip specifications and their values for v5e.

Key chip specif

Peak compute

HBM2 capacity

Interchip Interco

The following table shows Pod specifications and their values for v5e.

Key Pod specifi

TPU Pod size

Interconnect to

Peak compute

All-reduce band

Bisection bandy

Data center net

For TPUs, β is absurdly large

fications	v5e values
per chip (bf16)	197 TFLOPs
/ and bandwidth	16 GB, 819 GBps
onnect BW	1600 Gbps

ications	v5e values
	256 chips
pology	2D Torus
per Pod	100 PetaOps(Int8)
dwidth per Pod	51.2 TB/s
width per Pod	1.6 TB/s
work bandwidth per Pod	6.4 Tbps

More generally,

$\alpha \log p \le \left(\frac{BS}{C} - \frac{1}{\beta}\right) n \qquad FLOPs/GPU C$ $\alpha \text{ is startup latency to send a message, } \beta \text{ is }$

$\alpha \log p \le \left(\frac{B \cdot \text{compute}_\text{per}_\text{param}}{C} - \frac{1}{\beta}\right) n$

What is the "unit": here, we basically want the unit to be "small", which gives us more flexibility (in TP, we will subdivide the layer)

Batch size B, seq length S,

bandwidth, p is number GPUs, n is num params per layer

We really need the res to have a "non-trivial" positive gap. So the constants matter.

Pipeline approach:

- We are communicating both the activations and the params (in the backward pass).
- Exactly the same issue as in FSDP. Bottlenecks inter-node communication. FSDP:
- Here, we can effectively make d bigger due to sharding the layer within a node (larger β) lacksquare
- But, we can't keep increasing the depth (or width) due to both model and activation memory in the node

FSDP+pipeline:

- Use FSDP to make the intra-node model larger
- Pipeline handles between node.

Many mix-match approaches

More generally,

- Recap++:
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
- Tensor Parallelism

Tensor Parallelism, simplified

- Now let us consider width scaling. (similar idea helps with context scaling, attention, ring attention).
- Here it let's consider a simpler matrix multiplication problem of: \bullet Linear Network: Y = ABX
 - Where A, B are both $d \times d$ and X is $d \times m$.
- We will consider d to be large so that we want to break up A, B matrices.

The Basic Idea

- It is easy to verify that:

 $AB = A_1B_1 + A_2B_2$

(e.g. consider multiply by vector x)

- The "tensor" parallelism approach on two devices:
 - Shard A, B so that:

gpu 1: holds A_1, B_1, X , gpu 2: holds A_2, B_2, X

Each device computes: ullet

$$y_1 = A_1 B_1 X$$

• **All-reduce** the y's: $Y = y_1 + y_2$

• Split A by columns and B into rows. (in general, we can shard them into more splits)

 $y_2 = A_2 B_2 X$

Discussion

More general considerations and scalings:

 $\alpha \log p \le \left(\frac{B \cdot \text{compute}_\text{per}_\text{param}}{C} - \frac{1}{\beta}\right) n$

- The approach is very flexible.
- We can handle larger width by many row/column splits with TP.
 - But we have to all-reduce the answers
- As we grow d, then we can make the serial runtime smaller.
 - Again, we can do this provided our RHS gap holds.
- **Mixture of Experts:** Different compute_par_param scaling

 α is startup latency to send a message, β is bandwidth, p is number GPUs, n is num params per layer

GPUs	TP	СР	PP	DP	Seq. Len.	Batch size/DP	Tokens/Batch	TFLOPs/GPU	BF16 MFU
$8,\!192$	8	1	16	64	$8,\!192$	32	16M	430	43%
$16,\!384$	8	1	16	128	$8,\!192$	16	16M	400	41%
$16,\!384$	8	16	16	4	$131,\!072$	16	16M	380	38%

 Table 4 Scaling configurations and MFU for each stage of Llama 3 405B pre-training. See text and Figure 5 for descriptions of each type of parallelism.

Figure 5 Illustration of 4D parallelism. GPUs are divided into parallelism groups in the order of [TP, CP, PP, DP], where DP stands for FSDP. In this example, 16 GPUs are configured with a group size of |TP|=2, |CP|=2, |PP|=2, and |DP|=2. A GPU's position in 4D parallelism is represented as a vector, $[D_1, D_2, D_3, D_4]$, where D_i is the index on the *i*-th parallelism dimension. In this example, GPU0[TP0, CP0, PP0, DP0] and GPU1[TP1, CP0, PP0, DP0] are in the same TP group, GPU0 and GPU2 are in the same CP group, GPU0 and GPU4 are in the same PP group, and GPU0 and GPU8 are in the same DP group.

Thanks!

- 1. Lots of parallelization approaches.
- 2. communication to compute ratio is important!