# **Lect 8: Parallelization**

## **Sham Kakade and Nikhil Anand CS 2281: How to Train Your Foundation Model Fall 2024**



- Recap++:
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
- Tensor Parallelism

# Recap++



- Recap++:
	- hardware
	- communication primitives
	- Distributed Data Parallelism (DDP)
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
- Tensor Parallelism

### **Scales of Some Foundation Models note: 1b, 8b, 70B, 405B, "big"**

- A100/H100: let's say 80gb memory on each chip.
- LLMs (??):
	- GPT4.0: 1.6T (8x200B MoE model), ≈10T tokens, (flop equiv) 30K for several months • GPT4o: 16(or 32)x30B MoE model, ≈30T text tokens,
	-
	- Gemini: 2T param model (also MoE?),  $\approx$ 10T tokens (trained on TPUs)
	- Llama 3.1: 8B, 70B, 405B (dense), ≈10T tokens
- Code: Copilot  $\approx$  10-20B (?),
- Images/Video: MidJourney/Sora  $\approx$  10-20B (?), 10K gpu for 1 month (?)
- Bio: AlphaFold

[Figure credit: Yasin Mazloumi]





Inside Node (NVLINK): Each GPU talks to other three GPUs at 75 GB/s (single direction). This sums up to 900 GB/s all GPU-GPU bidirectional speed. 75 GB/s \* 6 \* 2 = 900 GB/s Outside Node (InfiniBand Network NDR): Each GPU communicates to other GPUs in another node at 400 Gbps (50 GB/s).



**WA Kempner** 

**NERT HARVARD** 

Modern nodes: usually **8 gpus per node.**  Inter node communication (**SLOW**): infiniband, **50GB/sec** Nodes connected in a "tree" structure.

[Figure credit: Yasin Mazloumi]

## HPC Cluster



In Production (144 x A100 40 GB, 384 x H100 80 GB)



Nodes sit in racks. Inter node communication (**SLOW**): infiniband, **50GB/sec** Nodes connected in a "tree" structure.



# Kempner Racks

# TPUs



These are very very nice, because all the "Processing Elements" (basically GPUS) are connected point-to-point (with very fast communication).

# Today: Single GPU -> Distributed Training



 $M_{\text{train}} = P_{\text{transformer}} + M_{\text{optimizer}} + M_{\text{activations}}$ 

### HPC Cluster



In Production (144 x A100 40 GB, 384 x H100 80 GB)

 $\widehat{\mathbb{Z}}$  Kempner |  $\blacksquare$  HARVARD 16



- Recap++:
	- hardware



- communication primitives
	- Distributed Data Parallelism (DDP)
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
- Tensor Parallelism

### AllReduce



There are many possible implementations! E.g., compute in a ring

### Reduce



### AllGather





### ReduceScatter







- Recap++:
	- hardware
	- communication primitives
- Distributed Data Parallelism (DDP)
- Pipeline Parallelism
- FSDP
- Tensor Parallelism

# Multi GPU Training: DDP



• When it makes sense to keep inter-GPU communication as simple as

# When is DDP useful?

- When a model fits on a single GPU, and we want to increase data throughput i.e. train faster
- possible (e.g., smaller scale experiments)
- Models that are large enough that cannot be fit on a single GPU are trained with other distributed frameworks (FSDP, etc.)



- Recap++:
- Pipeline Parallelism
	- FSDP
	- Theoretical Considerations
	- Tensor Parallelism

# Before this, let's consider linear nets as our model (i.e. matrix multiplies)



- (batch) Linear Network: *Y* = *WL*−<sup>1</sup> …*W*0*X*
	- $W^{\ell} \in R^{d \times d}, X \in R^{d \times m}$ ,

- (batch) Linear Network: *Y* = *WL*−<sup>1</sup> …*W*0*X*
	- $W^{\ell} \in R^{d \times d}, X \in R^{d \times m}$ ,

layers have input/output dimension  $d$ , batch size is  $m$ 

• Written with activations:

 $A^0 = X$  $A^{\ell+1} = W^{\ell} A^{\ell}$ 

- (batch) Linear Network: *Y* = *WL*−<sup>1</sup> …*W*0*X*
	- $W^{\ell} \in R^{d \times d}, X \in R^{d \times m}$ ,

layers have input/output dimension  $d$ , batch size is  $m$ 

- Written with activations:  $A^{0} = X$ 
	- $A^{\ell+1} = W^{\ell} A^{\ell}$

• Scalings:

**depth/number of layers: L, width/hidden dim: d, batch size:** *m*

- (batch) Linear Network: *Y* = *WL*−<sup>1</sup> …*W*0*X*
	- $W^{\ell} \in R^{d \times d}, X \in R^{d \times m}$ ,

- Written with activations:  $A^{0} = X$  $A^{\ell+1} = W^{\ell} A^{\ell}$
- Scalings: **depth/number of layers: L, width/hidden dim: d, batch size:** *m*
- Compute/Memory for reverse Mode AD

- (batch) Linear Network: *Y* = *WL*−<sup>1</sup> …*W*0*X*
	- $W^{\ell} \in R^{d \times d}, X \in R^{d \times m}$ ,

- Written with activations:  $A^0 = X$ 
	- $A^{\ell+1} = W^{\ell} A^{\ell}$
- Scalings: **depth/number of layers: L, width/hidden dim: d, batch size:** *m*
- Compute/Memory for reverse Mode AD
	- Parameters: *Ld*<sup>2</sup>

- (batch) Linear Network: *Y* = *WL*−<sup>1</sup> …*W*0*X*
	- $W^{\ell} \in R^{d \times d}, X \in R^{d \times m}$ ,

- Written with activations:  $A^0 = X$  $A^{\ell+1} = W^{\ell} A^{\ell}$
- Scalings: **depth/number of layers: L, width/hidden dim: d, batch size:** *m*
- Compute/Memory for reverse Mode AD
	- Parameters: Ld<sup>2</sup>
	- Flops for forward pass:  $Ld^2m$

- (batch) Linear Network: *Y* = *WL*−<sup>1</sup> …*W*0*X*
	- $W^{\ell} \in R^{d \times d}, X \in R^{d \times m}$ ,

- Written with activations:  $A^{0} = X$  $A^{\ell+1} = W^{\ell} A^{\ell}$
- Scalings: **depth/number of layers: L, width/hidden dim: d, batch size:** *m*
- Compute/Memory for reverse Mode AD
	- Parameters: Ld<sup>2</sup>
	- Flops for forward pass:  $Ld^2m$
	- Activation memory: *Ldm*

- (batch) Linear Network: *Y* = *WL*−<sup>1</sup> …*W*0*X*
	- $W^{\ell} \in R^{d \times d}, X \in R^{d \times m}$ ,

- Written with activations:  $A^{0} = X$  $A^{\ell+1} = W^{\ell} A^{\ell}$
- Scalings: **depth/number of layers: L, width/hidden dim: d, batch size:** *m*
- Compute/Memory for reverse Mode AD
	- Parameters: Ld<sup>2</sup>
	- Flops for forward pass:  $Ld^2m$
	- Activation memory: *Ldm*
- Important: note that param memory ≫ activation memory, when *d* ≫ *m*

- (batch) Linear Network: *Y* = *WL*−<sup>1</sup> …*W*0*X*
	- $W^{\ell} \in R^{d \times d}, X \in R^{d \times m}$ ,

- Written with activations:  $A^0 = X$  $A^{\ell+1} = W^{\ell} A^{\ell}$
- Scalings: **depth/number of layers: L, width/hidden dim: d, batch size:** *m*
- Compute/Memory for reverse Mode AD
	- Parameters: Ld<sup>2</sup>
	- Flops for forward pass:  $Ld^2m$
	- Activation memory: *Ldm*
- Important: note that param memory ≫ activation memory, when *d* ≫ *m*
- Other considerations:
	- Total flops: # gpus \* time gpus run for \* flops/gpu
	- Serial runtime: we want our job to finish soon (in a few months?)

# Now lets look at LLama 3.1

Layers Model Dimension FFN Dimension **Attention Heads** Key/Value Heads Peak Learning Rate **Activation Function** Vocabulary Size Positional Embeddings

Table 3 Overview of the key hyperparameters of Llama 3. We display settings for 8B, 70B, and 405B language models.



Layers Model Dimension FFN Dimension **Attention Heads** Key/Value Heads Peak Learning Rate **Activation Function** Vocabulary Size Positional Embeddings

Table 3 Overview of the key hyperparameters of Llama 3. We display settings for 8B, 70B, and 405B language models.

•Concepts: what fits on a gpu? on a node? between nodes?



 $mg^{d\ell}$  - 1.0



Layers Model Dimension

- Concepts: what fits on a gpu? on a node? between nodes?
- •Params/transformer block: 10*d*<sup>2</sup>
	- $\cdot$ Bytes/block:  $2 \cdot 10d^2$
- •Activation Memory for batch size 1:
	- 2 ⋅ seq\_length ⋅ *d* ⋅ num\_layers bytes 20 <u>A</u>



 $al$   $\{aye\sim\}$ 











Table 4 Scaling configurations and MFU for each stage of Llama 3 405B pre-training. See text and Figure 5 for descriptions of each type of parallelism.



Figure 5 Illustration of 4D parallelism. GPUs are divided into parallelism groups in the order of [TP, CP, PP, DP], where DP stands for FSDP. In this example, 16 GPUs are configured with a group size of  $|TP|=2$ ,  $|CP|=2$ ,  $|PP|=2$ , and  $|DP|=2$ . A GPU's position in 4D parallelism is represented as a vector,  $[D_1, D_2, D_3, D_4]$ , where  $D_i$  is the index on the *i*-th parallelism dimension. In this example, GPU0[TP0, CP0, PP0, DP0] and GPU1[TP1, CP0, PP0, DP0] are in the same TP group, GPU0 and GPU2 are in the same CP group, GPU0 and GPU4 are in the same PP group, and GPU0 and GPU8 are in the same DP group.
# Pipeline Parallelism

#### Naive Model Parallelization



#### Naive Model Parallelization

- Shard model into *k* partitions, e.g.  $k = 4$ ,  $W^{0:L/4}$ ,  $W^{L/4+1:L/2}$ ,  $W^{L/2:3L/4}$ ,  $W^{3L/4:L-1}$
- Assume: each device can hold a model partition, which is of size  $Ld^2/4$
- **• What is the problem?**



#### The pipeline approach:







#### The pipeline approach:



Time  $\rightarrow$ 





- Shard model into  $p$  partitions and place these on  $p$  devices, i.e.  $p=4$  example, where device 0 contains  $W^{0:L/4}$ , device 1 contains  $W^{L/4+1:L/2}$ , …
- Split mini-batch *T*, of size *m*, into *k* "micro-batches",  $\{T_0, ..., T_{k-1}\}$ , each of size  $m/k$

#### The pipeline approach:



Time  $\rightarrow$ 

• Assume devices can hold: a model shard of size  $Ld^2/4$  and the activation checkpoints, of total size  $Ldm/4$ 



- Shard model into  $p$  partitions and place these on  $p$  devices, i.e.  $p=4$  example, where device 0 contains  $W^{0:L/4}$ , device 1 contains  $W^{L/4+1:L/2}$ , …
- Split mini-batch *T*, of size *m*, into *k* "micro-batches",  $\{T_0, ..., T_{k-1}\}$ , each of size  $m/k$
- The pipeline approach tries to avoid the idle time, by sending the next micro-batch when it can.
- 











• Notation:  $F_{i,j}$  denotes the forward pass computed by device  $i$  on micro-batch  $T_j$  (analogous def for $B_{i,j}$ ) recall that device  $i$  contains a model shard, containing some of the layers.



Time  $\rightarrow$ 





- Notation:  $F_{i,j}$  denotes the forward pass computed by device  $i$  on micro-batch  $T_j$  (analogous def for $B_{i,j}$ ) recall that device  $i$  contains a model shard, containing some of the layers.
- **• Forward:**
	-
	- All activations are checkpointed on their corresponding device.
- After all the forward passes are done, we can begin the backward pass. One approach is to start with  $B_{3,3}$



Time  $\rightarrow$ 

• Device *i* computes the forward pass on data  $T_i$ , after receiving the input activations from device  $i-1$ .





- Notation:  $F_{i,j}$  denotes the forward pass computed by device  $i$  on micro-batch  $T_j$  (analogous def for $B_{i,j}$ ) recall that device  $i$  contains a model shard, containing some of the layers.
- **• Forward:**
	-
	- All activations are checkpointed on their corresponding device.
- After all the forward passes are done, we can begin the backward pass. One approach is to start with  $B_{3,3}$
- **• Backward:**
	-
	- Each gradient can be all-reduced.



Time  $\rightarrow$ 

• Device *i* computes the forward pass on data  $T_i$ , after receiving the input activations from device  $i-1$ .

• Device  $i$  computes the backward pass on data  $T_{j}$ , after receiving the activation grads from device  $i+1$ 





What fraction of time is IDLE?





What fraction of time is IDLE? *p p* + *k*





What fraction of time is IDLE?  
\n
$$
\frac{p}{p+k}
$$
\nSo if  $k \approx 3p$ , then ...





idle time

• Suppose we want a big model. How can grow the model?

- Suppose we want a big model. How can grow the model?
	- memory.
	- With  $p$  devices, we can get a model with  $L = pV$  and width  $d$ .  $\#\nabla V\wedge L$

• Suppose V layers can fit on a device and their activations, so we have  $Vd^2 + Vdm$  free ↓

ridm+ 2dm

- Suppose we want a big model. How can grow the model?
	- memory.
	- With  $p$  devices, we can get a model with  $L = pV$  and width  $d$ .
- We need to **ensure communication and compute overlap** between the nodes/devices
	-
	- Need to all-reduce model params: need to communicate  $V d^2$  (per backard step in the pipe)

• Suppose V layers can fit on a device and their activations, so we have  $Vd^2 + Vdm$  free

• Activations get passed between devices: need to communicate *dm* (per step in the pipe)

• Activations get passed between devices: need to communicate *dm* (per step in the pipe) • Need to all-reduce model params: need to communicate  $V d^2$  (per backard step in the pipe)

• Depth scaling: **serial processing time of pipeline grows linearly** with model size, fixing *m*. • This means that serial run time grows quadratically (serial runtime is O(tokens\*time\_per\_iter)) • We pay a serial factor of  $3$  (the amortization factor) over to pure DDP (i.e. using batch size one).

- Suppose we want a big model. How can grow the model?
	- memory.
	- With  $p$  devices, we can get a model with  $L = pV$  and width  $d$ .
- We need to **ensure communication and compute overlap** between the nodes/devices
	-
	-
- **• Take aways:** (assume Chinchilla where tokens ≈ 20 ⋅ model size)
	-
	-
	-

• Suppose V layers can fit on a device and their activations, so we have  $Vd^2 + Vdm$  free

• Activations get passed between devices: need to communicate *dm* (per step in the pipe) • Need to all-reduce model params: need to communicate  $V d^2$  (per backard step in the pipe)

- Suppose we want a big model. How can grow the model?
	- memory.
	- With  $p$  devices, we can get a model with  $L = pV$  and width  $d$ .
- We need to **ensure communication and compute overlap** between the nodes/devices
	-
	-
- **• Take aways:** (assume Chinchilla where tokens ≈ 20 ⋅ model size)
	-
	-
	-
- communication bottleneck due to the model params on the backward pass.

• Suppose V layers can fit on a device and their activations, so we have  $Vd^2 + Vdm$  free

• Depth scaling: **serial processing time of pipeline grows linearly** with model size, fixing *m*. • This means that serial run time grows quadratically (serial runtime is O(tokens\*time\_per\_iter)) • We pay a serial factor of 3 (the amortization factor) over to pure DDP (i.e. using batch size one).

• Even if we make the per-device-batchsize- $m$  smaller (+DDP over the pipelines), we still have a



- Recap++:
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
- Tensor Parallelism

# Fully Sharded Data Parallel (FSDP)

**• Fully** sharded = shard model, optimizer, and data across GPUs (can be seen

- **•** Motivation: we want to do data distributed training *without* a pipeline
- as a kind of successor to DDP.)
- different

**•** Inspired by "ZeRO" algorithm (particularly ZeRO-3), but some specifics are



GPU0 Model, optim copy

GPU1 Model, optim copy

#### DP

- Let's forget about optimizer states for a second, how is the model even stored?
- **•** An **FSDP unit** is an abstraction that determines how the model will be split. We have flexibility in how to define it!
- **•** For example, an FSDP unit could be a single layer (or a series of layers). Practically, it is a `torch.nn.Module` or collection of layers
- **•** Units are broken down further into **shards,** which is how the units will be stored across the GPUs, i.e. each FSDP unit is **sharded** across GPUs.







**• Note**: "unit" is some piece of the model that we want to load. (e.g. loading unit



0 onto gpu 3, means layers 0/1 are on gpu 3)



- **• Note**: "unit" is some piece of the model that we want to load. (e.g. loading unit 0 onto gpu 3, means layers 0/1 are on gpu 3)
- **•** A fundamental operation will be to load a unit onto multiple GPUs
	- **•** Conceptually, **we will only load units** so we can ignore the shards.





# How does the computation work?

• FSDP tries to simulate DDP, but since each GPU only has access to a shard of the units, we have to **all-gather** a unit that we need for current part of the forward/backward pass

- 
- Let's look at an example:



# How does the computation work?

• FSDP tries to simulate DDP, but since each GPU only has access to a shard of the units, we have to **all-gather** a unit that we need for current part of the forward/backward pass

- 
- Let's look at an example:







 $\rightarrow$  **= All-Gather** 



All-Gather later 2 while doing forward for Layer 1 **(communication/compute overlap)**











Clear layer 1 when done












And then do backwards pass!

## FSDP Implementation

FSDP forward pass: for unit\_i in units: all-gather full weights for unit\_i forward pass for unit\_i save activations for unit\_i discard full weights for unit\_i

FSDP backward pass: for unit\_i in units: all-gather full weights for unit\_i backward pass for unit\_i using saved activations discard full weights for unit\_i reduce-scatter gradients for unit\_i

## FSDP Implementation



FSDP forward pass: for unit\_i in units: all-gather full weights for unit\_i forward pass for unit\_i save activations for unit\_i discard full weights for unit\_i

FSDP backward pass: for unit\_i in units: all-gather full weights for unit\_i backward pass for unit\_i using saved activations discard full weights for unit\_i reduce-scatter gradients for unit\_i

## FSDP Implementation



 $AG = all-gather, AC = activation checkerpoint, RS = reduce-scatter$ 



- 
- 

## Computation vs communication overlaps

Cartoon is idealized setup. How much can we actually overlap?

Let's assume FSDP units are layers and we're looking at the forward pass for now



In theory, we are bottlenecked only when it takes longer to AG the next layer than computing the forward pass on the layer before it. When does this happen?



- Recap++:
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
	- Tensor Parallelism

## Computation vs communication overlaps

$$
T_{\text{all-gather}}^{\ell+1} \geq T_{\text{forward}}^{\ell}
$$



In theory, we are bottlenecked only when it takes longer to all-gather the next layer than computing the forward pass on the layer before it

### 11 &:n= c) 1 *pN*message *β*  $\overleftarrow{\nu}$  $\overline{2}$  $\Box$ m  $6)$  $=5\sqrt{r}$ pN Clogp

## All-gather Time *T* all-gather  $= \alpha \log p +$  $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  **is number GPUs/nodes** (11 in picture), *p*  $N$ **message is the size of the message/tensor** to send (stored on nodes)<br>(in our setting, **there are two different**  $\beta$ **'s (for intra/inter, i.e. gpu/nodes** (in our setting, there are two different  $\beta$ 's (for intra/inter, i.e. gpu/nodes)



## All-gather Time

#### *T* all-gather  $= \alpha \log p +$ 1 *β pN*message

 $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  **is number GPUs/nodes** (11 in picture), *p*  $N$ **message is the size of the message/tensor** to send (stored on nodes) (in our setting, there are two different  $\beta$ 's (for intra/inter, i.e. gpu/nodes)





Note: Nvidia uses "fat tree"



## Computation vs communication overlaps



$$
T_{\text{all-gather}}^{\ell+1} \ge T_{\text{forward}}^{\ell}
$$

$$
T_{\text{all-gather}}^{\ell+1} = \alpha \log p + \frac{1}{\beta} pN_{\text{m}}
$$

 $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs/ nodes,  $N_{\rm message}$  is the size of the message/tensor to send

In theory, we are bottlenecked only when it takes longer to AG the next layer than computing the forward pass on the layer before it

# Computation vs communication overlaps  $\frac{T_{\text{forward}}^{\ell}}{\frac{1}{T_{\text{source}}^{\text{max}}}}$

Comm bound when  $T^{\ell+1}_{\textbf{all-gather}} \geq T^{\ell}_{\textbf{forward}}$ 

 $T_{\text{all}}^{\ell+1}$  $\alpha^{n+1}$ <br>all-gather  $=\alpha\log p+$ 1 *β pN*message  $\frac{1}{3}p$  $= 7$ +1<br>  $\alpha \log p + \frac{1}{\beta}p\alpha$ <br>  $\alpha \log p + \frac{1}{\beta}n$ <br>  $\alpha \log p + \frac{1}{\beta}n$ <br>
blatency to send

 $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $N$ **message is the size of the message/tensor** to send, and  **is num params per layer** *n*

 $T_{\text{all}}^{\ell+1}$  $\alpha^{n+1}$ <br>all-gather  $=\alpha\log p+$ 1 *β n*



We set things up so that:  $pN$ <sub>message</sub> =  $n$ 

#### Computation vs communication overlaps  $T_{\text{all}}^{\ell+1}$  $\alpha^{n+1}$ <br>all-gather  $=\alpha\log p+1$ 1 *β n* Comm bound when  $T^{\ell+1}_{\textbf{all-gather}} \geq T^{\ell}_{\textbf{forward}}$ *Tℓ*  $\frac{d}{dx}$  forward  $\frac{d}{dx}$ *BSn C* Batch size  $B$ , seq length  $S$ , **FLOPs/GPU**  *C* COM<br>
forward  $\frac{1}{2}$ gather =  $\alpha \log p + \frac{1}{\beta}n$ <br> $\alpha \log p + \frac{1}{\beta}n$  $rac{\beta S_{\mathcal{P}}}{C} - \frac{L}{\beta}$

 $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer



## Computation vs communication overlaps

 $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$ is num params per layer

Batch size B, seq length S, FLOPs/GPU *C*

## *<sup>α</sup>* log *<sup>p</sup>* <sup>≤</sup> (

**Note:** if the model needs to fit across nodes,  $\beta$  is **internode** bandwidth which is >> bandwidth within a node

Effectively balancing compute per parameter with how quickly those parameters can be communicated!



### Numbers for inter and intranode *<sup>α</sup>* log *<sup>p</sup>* <sup>≤</sup> ( *BS C* − 1 *<sup>β</sup>*) *<sup>n</sup>* **Inter** (between nodes) **Intra** (within a node)  $\alpha = \overline{10^{-6}}$  s  $\beta = 1$  TB/s  $C = 1500$  TFLOP/s  $= 2 \times 10^{-11}$  s/byte  $\frac{1}{2}$  $\iint_{\Omega}$  - / /  $\beta$  $\frac{1}{2} = 1 \times 10^{-12}$  s/byte  $S = 8 \times 10^3$   $\beta S = \frac{10}{10}$   $\beta = 8 \times 10^3$  $B \approx 10$ Tanode<br> $\frac{1}{2}$ <br> $\frac{1}{10^{-6} s}$ <br> $\frac{1}{2}$ <br> $\frac{1}{1500}$ <br> $\frac{1}{1500}$ <br> $\frac{1}{1500}$ <br> $\frac{1}{1500}$  $\alpha \log p \le \sqrt{\frac{C}{C}}$ <br>
Fr (between nodes)<br>  $\frac{10^{-6} \text{ s}}{1500 \text{ TFLOP/s}}$ <br>  $\frac{B \approx 10}{25}$ T tra (within a<br>  $\alpha = \overbrace{10^{-6} \text{ s}}^{\alpha = 10^{-6} \text{ s}}$ <br>  $\beta = 1 \text{ TB/s}$ <br>  $\beta = 8 \times 10^3$  $85 = 10$ <br> $\frac{105}{17006} = 2$  $82$  s(aB  $\le$  10  $-\frac{1}{\beta} = 1 \times 10^{-12}$  s/byt<br>- 10<br>- 10<br>- 15<br>- 15<br>- 19<br>- 19

 $\alpha = 10^{-6}$  s  $\beta = 50$  GB/s  $C = 1500$  TFLOP/s  $\frac{1}{2} = 2 \times 10^{-11}$  s/byte *β*  $\times$  .

#### Scaling FSDP: where does it break?  $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer Batch size B, seq length S, FLOPs/GPU *C <sup>α</sup>* log *<sup>p</sup>* <sup>≤</sup> ( *BS C* − 1 *<sup>β</sup>* ) *<sup>n</sup>*  $p\leq2^{\alpha(\cdot -1)}$

Also: if the right hand side is "non-trivially" positive, then we can make  $p$  very large! **(so where does FSDP break?)** 7

For internode: batch size O(10) is needed but note that we have to have enough memory to keep the activations around (which also grows with batch size)!

## What about TPUs?

### *<sup>α</sup>* log *<sup>p</sup>* <sup>≤</sup> (  $\left(\frac{BS}{C} - \frac{1}{\beta}\right)n$

The following table shows the key chip specifications and their values for v5e.

Key chip specif

Peak compute

HBM2 capacity

Interchip Interc

The following table shows Pod specifications and their values for v5e.

Key Pod specifi

TPU Pod size

Interconnect to

Peak compute

All-reduce band

**Bisection band** 

Data center net





### For TPUs, *β* is absurdly large

 $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer

Batch size B, seq length S, FLOPs/GPU *C*

**What is the "unit":** here, we basically want the unit to be "small", which gives us more flexibility (in TP, we will subdivide the layer)

#### *<sup>α</sup>* log *<sup>p</sup>* <sup>≤</sup> ( *BS C* − 1 *<sup>β</sup>* ) *<sup>n</sup>*

### *<sup>α</sup>* log *<sup>p</sup>* <sup>≤</sup> ( *B* ⋅ compute\_per\_param *C*

− 1 *<sup>β</sup>*) *<sup>n</sup>*

 $\alpha \log p \le \left(\frac{2 \log p \log p \log p - p \sin \theta}{C}\right) n$  bandwidth, *p* is number GPUs, *n*  $\frac{B \cdot \text{compute\_per\_param}}{C} - \frac{1}{\beta}$  *n* 

is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer  $\alpha$  is startup latency to send a message,  $\beta$ 



## More generally,  $\alpha \log p \le \left(\frac{2 \log p \log p \log p - p \sin \theta}{C}\right) n$  bandwidth, *p* is number GPUs, *n*  $\frac{B \cdot \text{compute\_per\_param}}{C} - \frac{1}{\beta}$  *n*

We really need the res to have a "non-trivial" positive gap. So the constants matter.

is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer  $\alpha$  is startup latency to send a message,  $\beta$ 



is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer  $\alpha$  is startup latency to send a message,  $\beta$ 





We really need the res to have a "non-trivial" positive gap. So the constants matter.

#### **Pipeline approach:**

- We are communicating both the activations and the params (in the backward pass).
- Exactly the same issue as in FSDP. Bottlenecks inter-node communication.

is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer  $\alpha$  is startup latency to send a message,  $\beta$ 





We really need the res to have a "non-trivial" positive gap. So the constants matter.

#### **Pipeline approach:**

- We are communicating both the activations and the params (in the backward pass).
- Exactly the same issue as in FSDP. Bottlenecks inter-node communication. **FSDP:**
- Here, we can effectively make *d* bigger due to sharding the layer within a node (larger *β*)
- But, we can't keep increasing the depth (or width) due to both model and activation memory in the node

is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer  $\alpha$  is startup latency to send a message,  $\beta$ 





We really need the res to have a "non-trivial" positive gap. So the constants matter.

#### **Pipeline approach:**

- Use FSDP to make the intra-node model larger
- Pipeline handles between node.
- We are communicating both the activations and the params (in the backward pass).
- Exactly the same issue as in FSDP. Bottlenecks inter-node communication. **FSDP:**
- Here, we can effectively make *d* bigger due to sharding the layer within a node (larger *β*)
- But, we can't keep increasing the depth (or width) due to both model and activation memory in the node

#### **FSDP+pipeline:**

is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer  $\alpha$  is startup latency to send a message,  $\beta$ 





We really need the res to have a "non-trivial" positive gap. So the constants matter.

#### **Pipeline approach:**

- Use FSDP to make the intra-node model larger
- Pipeline handles between node.
- We are communicating both the activations and the params (in the backward pass).
- Exactly the same issue as in FSDP. Bottlenecks inter-node communication. **FSDP:**
- Here, we can effectively make *d* bigger due to sharding the layer within a node (larger *β*)
- But, we can't keep increasing the depth (or width) due to both model and activation memory in the node

#### **FSDP+pipeline:**

#### **Many mix-match approaches**



- Recap++:
- Pipeline Parallelism
- FSDP
- Theoretical Considerations
- Tensor Parallelism

• Now let us consider width scaling. (similar idea helps with context scaling, attention, ring attention).

- Now let us consider width scaling. (similar idea helps with context scaling, attention, ring attention).
- Here it let's consider a simpler matrix multiplication problem of: Linear Network: *Y* = *ABX*
	- Where  $A, B$  are both  $d \times d$  and  $X$  is  $d \times m$ .

- Now let us consider width scaling. (similar idea helps with context scaling, attention, ring attention).
- Here it let's consider a simpler matrix multiplication problem of: Linear Network: *Y* = *ABX*
	- Where  $A, B$  are both  $d \times d$  and  $X$  is  $d \times m$ .
- We will consider *d* to be large so that we want to break up A, B matrices.





## The Basic Idea  $A$  *B*  $\rightarrow$   $A_1$   $A_2$

• Split A by columns and B into rows. (in general, we can shard them into more splits)



- Split A by columns and B into rows. (in general, we can shard them into more splits)
- It is easy to verify that:

 $AB = A_1B_1 + A_2B_2$ 

(e.g. consider multiply by vector x)



- Split A by columns and B into rows. (in general, we can shard them into more splits)
- It is easy to verify that:

 $AB = A_1B_1 + A_2B_2$ 

(e.g. consider multiply by vector x)

• The "tensor" parallelism approach on two devices:



- 
- It is easy to verify that:

 $AB = A_1B_1 + A_2B_2$ 

(e.g. consider multiply by vector x)

- The "tensor" parallelism approach on two devices:
	- Shard A, B so that:

gpu 1: holds  $A_1, B_1, X$ , gpu 2: holds  $A_2, B_2, X$ 

• Split A by columns and B into rows. (in general, we can shard them into more splits)



- The "tensor" parallelism approach on two devices:
	- Shard A, B so that: gpu 1: holds  $A_1, B_1, X$ , gpu 2: holds  $A_2, B_2, X$ 
		-
- 
- It is easy to verify that:

 $AB = A_1B_1 + A_2B_2$ 

(e.g. consider multiply by vector x)

• Each device computes:

$$
y_1 = A_1 B_1 X \qquad \qquad y_2 =
$$

• Split A by columns and B into rows. (in general, we can shard them into more splits)

 $A_2 B_2 X$ 



- The "tensor" parallelism approach on two devices:
	- Shard A, B so that:

gpu 1: holds  $A_1, B_1, X$ , gpu 2: holds  $A_2, B_2, X$ 

(e.g. consider multiply by vector x)

• **All-reduce** the y's:  $Y = y_1 + y_2$ 

• Split A by columns and B into rows. (in general, we can shard them into more splits)

 $y_2 = A_2 B_2 X$ 

• Each device computes:

$$
y_1 = A_1 B_1 X
$$



- 
- It is easy to verify that:

 $AB = A_1B_1 + A_2B_2$ 

## Discussion
$\alpha \log p \le \left(\frac{2 \log p \log p \log p - p \sin \theta}{C}\right) n$  bandwidth, *p* is number GPUs, *n*  $\frac{B \cdot \text{compute\_per\_param}}{C} - \frac{1}{\beta}$  *n* 



 $\alpha \log p \le \left(\frac{2 \log p \log p \log p - p \sin \theta}{C}\right) n$  bandwidth, *p* is number GPUs, *n*  $\frac{B \cdot \text{compute\_per\_param}}{C} - \frac{1}{\beta}$  *n* 

The approach is very flexible.



 $\alpha \log p \le \left(\frac{2 \log p \log p \log p - p \sin \theta}{C}\right) n$  bandwidth, *p* is number GPUs, *n*  $\frac{B \cdot \text{compute\_per\_param}}{C} - \frac{1}{\beta}$  *n* 

- The approach is very flexible.
- We can handle larger width by many row/column splits with TP.



 $\alpha \log p \le \left(\frac{2 \log p \log p \log p - p \sin \theta}{C}\right) n$  bandwidth, *p* is number GPUs, *n*  $\frac{B \cdot \text{compute\_per\_param}}{C} - \frac{1}{\beta}$  *n* 



- The approach is very flexible.
- We can handle larger width by many row/column splits with TP.
	- But we have to all-reduce the answers

 $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer

 $\alpha \log p \le \left(\frac{2 \log p \log p \log p - p \sin \theta}{C}\right) n$  bandwidth, *p* is number GPUs, *n*  $\frac{B \cdot \text{compute\_per\_param}}{C} - \frac{1}{\beta}$  *n* 



- The approach is very flexible.
- We can handle larger width by many row/column splits with TP.
	- But we have to all-reduce the answers
- **• As we grow** *d***, then we can make the serial runtime smaller.**

 $\alpha \log p \le \left(\frac{2 \log p \log p \log p - p \sin \theta}{C}\right) n$  bandwidth, *p* is number GPUs, *n*  $\frac{B \cdot \text{compute\_per\_param}}{C} - \frac{1}{\beta}$  *n* 



- The approach is very flexible.
- We can handle larger width by many row/column splits with TP.
	- But we have to all-reduce the answers
- **• As we grow** *d***, then we can make the serial runtime smaller.**
	- Again, we can do this provided our RHS gap holds.

 $\alpha \log p \le \left(\frac{2 \log p \log p \log p - p \sin \theta}{C}\right) n$  bandwidth, *p* is number GPUs, *n*  $\frac{B \cdot \text{compute\_per\_param}}{C} - \frac{1}{\beta}$  *n* 





- The approach is very flexible.
- We can handle larger width by many row/column splits with TP.
	- But we have to all-reduce the answers
- **• As we grow** *d***, then we can make the serial runtime smaller.**
	- Again, we can do this provided our RHS gap holds.
- **Mixture of Experts:** Different compute\_par\_param scaling

 $\alpha$  is startup latency to send a message,  $\beta$  is bandwidth,  $p$  is number GPUs,  $n$  is num params per layer





Table 4 Scaling configurations and MFU for each stage of Llama 3 405B pre-training. See text and Figure 5 for descriptions of each type of parallelism.



Figure 5 Illustration of 4D parallelism. GPUs are divided into parallelism groups in the order of [TP, CP, PP, DP], where DP stands for FSDP. In this example, 16 GPUs are configured with a group size of  $|TP|=2$ ,  $|CP|=2$ ,  $|PP|=2$ , and  $|DP|=2$ . A GPU's position in 4D parallelism is represented as a vector,  $[D_1, D_2, D_3, D_4]$ , where  $D_i$  is the index on the *i*-th parallelism dimension. In this example, GPU0[TP0, CP0, PP0, DP0] and GPU1[TP1, CP0, PP0, DP0] are in the same TP group, GPU0 and GPU2 are in the same CP group, GPU0 and GPU4 are in the same PP group, and GPU0 and GPU8 are in the same DP group.

#### **Thanks!**

- 1. Lots of parallelization approaches.
- 2. communication to compute ratio is important!